







Structural description generate statement

```
gen_code_label:
for index in 0 to 7 generate
    begin
    BUFR_inst : BUFR
    generic map (
        BUFR_DIVIDE => "BYPASS")
    port map (
        0 => clk_o(index),
        CE => ce,
        CLR => clear,
        I => clk_i(index) );
end generate;
```

AGH

The example shows a generate for loop that generates 8 regional clock buffers (BUFR) using the same chip enable (CE) and clear (CLR) signals but with their own clock input and output signals. The separate clock input and output signals are referenced to different bits of a signal vector using the variable called index.

http://www.fpgadeveloper. com/2011/07/codetemplates-generate-forloop.html





















Sequential statements loop statement	
Example: multiplication of	logic
<pre>entity multi_and is port (a: in bit_vector (0 m: out bit_vector (end multi_and; architecture example of mult begin</pre>	to 3); 0 to 3)); i_and is
<pre>process (a) variable b: bit:</pre>	n_3 ∑
begin	
b := '1';	
<pre>b := a(3-i) and b; m(i) <= b; end loop; end process; end example;</pre>	
Rajda & Kasperek © 2017 Dept. of Electronics,	AGH UST 16









```
Sequential statements
       assert statement examples
 AGH
CHECK_SETUP: process (CLK)
begin
  if (CLK'event and CLK = '1') then
     Q \leq D;
     assert D'stable(SETUP TIME) --ignored by synthesis
     report "Setup Violation..." severity warning;
  end if;
end process CHECK SETUP;
assert packet length /= 0
report "empty network packet received"
severity warning;
___
assert clock pulse width >= min clock width
severity error;
```











```
Sequential statements
       Subprograms – procedure statement
 AGH
Example:
q: inout integer) is
begin
  q := 0;
  zero flag := true;
  for \overline{i} in 1 to 8 loop
     q := q * 2;
     if z(i) = 1 then
        q := q + 1;
        zero flag := false;
     end if;
  end loop;
  return;
end vect_to_int;
Call: vect_to_int (s,t,u);
      perek © 2017 Dept. of Electronic
```

```
Concurrent statements
Concurrent subprogram call

In both below examples, the effect is the same:

architecture concurrent of SUB_CALL is

begin

vect_to_int (bitstuff, flag, number);

end concurrent ;

architecture sequential of SUB_CALL is

begin

process (bitstuff, number)

begin

vect_to_int (bitstuff, flag, number);

end process;

end sequential ;
```



AG	Sec Su H sta	bp ate	ntial statem rograms ments	nents 5 – f	unct	ion/j	proc	edu	ire	
Subprog	grams a	are u	used mostly	y in te	stbench	nes.				
There a	re plani	tv o	f utlility fur	nction	s in var	ious libr	aries			
Active-HDL 8.2 (IMU	J IMU TB) - Library	Manager								
File Edit Search V	iew Workspace	Design	Simulation Library Tools	Window Hel	0					
👩 - 🚅 🗐 🛷					ෙක්පා∣⊾⊧	• ► 20ms 🗄 44		95 CB 65	No si	mulation
	E 44				· · ·					
Library	Vendor		Unit Name		Secondary Unit Na	Source Type	Target Language	e Symbol S	imulation	
L 🛍 imu tb			P math real	I	B math real	Source Code	VHDL	- -)	Yes	
L 前 iece			P numeric_bit		B numeric_bit	Source Code	VHDL		Yes	
G 🛍 secureip	XILINX		P numeric_bit_unsigned		B numeric_bit_uns.	🖃 Source Code	VHDL		Yes	
G 🕻 ovi_cpld 🔰	XILINX		P numeric_std		B numeric_std	Source Code	VHDL		Yes	
G 🗱 cpld 🔰 刘	XILINX		P numeric_std_unsigned		B numeric_std_uns.	🗐 Source Code	VHDL		Yes	
G 🚱 celoxica 🛛 🔾	CELOXICA		P std_logic_1164		B std_logic_1164	Source Code	VHDL		Yes	
G 👩 assertions			P std logic arith		B std logic arith	Source Code	VHDL		Yes	
G 🔷 aldec 🛛 🖌	ALDEC		P std logic misc		B std logic misc	Source Code	VHDL		Yes	
G 🛍 coolrunnerii 🔿	XILINX		P std logic signed		B std logic signed	Source Code	VHDL		Yes	
G 🛍 jeee proposed			P std logic textio		B std logic textio	Source Code	VHDL		Yes	
G MG exemplar	MENTOR	E	P std logic unsigned		Bistd logic unsign.	. El Source Code	VHDI		Yes	
G 🕻 ovi aim 🔿	XILINX		P vital memory		B vital memory	Source Code	VHDL		Yes	
G Grovi celoxica	CELOXICA		P vital primitives		B vital primitives	E Source Code	VHDI		Ves	
G 🕻 ovi unisim	XILINX		N S. S. S. S.		The second second					
G S ovi uni9000	TUNX									
G S ovi simprim	XTUNX	-	c MATH_RAD_TO_DEG		c MA	ATH_E			f LOG10(X:RE/	L) return REAL
G & ovi unimacro	XILINX		c MATH_DEG_TO_RAD		c Co	pyRightNotice			f LOG2(X : REAL	.) return REAL
G C ovi vilinycor	XILINX		c MATH_SQRT_PI		p UN	IFORM(SEED1 : POSIT	IVE; SEED2 : POSITIV	/E; X : REAL)	f LOG(X : REAL)	return REAL
	VILINIX		C MATH_LOVER_SQRT_2		t AK	CTANH(X : REAL) retu	ITN KEAL		EXP(X:REAL)	return KEAL
G S contractor /	VILINIX		C MATH_SQRT_2		E AR	CSINH(X : REAL) retur	n REAL			FR: V : REAL) return REAL
G C coartan2	VILINIX		c MATH LOG2 OF E		f TA	NH(X : REAL) return R	EAL		f CBRT(X : REAL) return REAL
	VILINY		c MATH_LOG_OF_10		f co	SH(X : REAL) return R	EAL		f SQRT(X : REAL	.) return REAL
G S contin2n	VILINIV		c MATH_LOG_OF_2		f SIN	IH(X : REAL) return RE	AL		f REALMIN(X : F	REAL; Y : REAL) return REA
G S coartanó	VILINY		c MATH_3_PLOVER_2 f ARCTAN(Y: REAL; X: REAL) return REAL f REALMAX(X: REAL; Y: REAL) return REAL							
G S apartano /	VILINIX		C MATH_PI_OVER_4	AAIH_PLOVER.4 F ARCTAN(Y: REAL) return REAL F "MOD"(X: REAL; Y: REAL) return REAL						
G C spananse /	SharwA		c MATH PLOVER_3	n_> I INOVO[X: REAL] TETURIN REAL I INOVO[X: REAL] TETURIN REAL R 2 f ARCCSIN(X: REAL] TETURIN REAL f RO[IND(X: HEAL) TETURIN REAL						
G M etd			c MATH_1_OVER_PI		f TA	N(X : REAL) return REA	AL		f FLOOR(X : REA	AL) return REAL
Rajda & K	asperek	© 20)17 Dept. of E	lectron	ics, AGH l	JST				30







